Using VersaClock® 6 as Reference Clock for Xilinx® 7 Series FPGAs AN-905 APPLICATION NOTE
Introduction: Xilinx® 7 Series FPGAs need a reference clock with relatively stringent requirements. The phase noise requirement is most notable with maximum phase noise levels at 10KHz, 100KHz and 1MHz offsets from the clock carrier frequency. This application note describes how the VersaClock 6 meets all the requirements for the Xilinx 7 Series reference clock.
|
|
|
|
Application note & Design Guide |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
10/08/15 |
|
|
REVISION A |
|
|
AN-905 |
|
|
231 KB |
- +1 Like
- Add to Favorites
Recommend
- Melexis Unveils the Most Versatile Universal Programmable 3-axis Latch ＆ Switch MLX92352，Provides Magnetic Flexibility and Pitch-independent Dual Outputs
- Renesas’ New Programmable Clock Generator Delivers Industry’s Best Combination of Programmability, Power, Jitter, and Size
- Fully Modular Power Supply: Ultimate Convenience and Versatility
- Versatile Adjustable Power Supply Module: The Ultimate Solution for Your Electrical Needs
- Highly Efficient and Versatile 1000W Modular Power Supply
- The Anniversary Year 2023 – Phoenix Contact is Celebrating the 100th Anniversary of the Company’s Founding
- Micro USB Connector：A Versatile and Widely Used Interface
- AC/DC Power Supply Module：Providing Versatile Power Solutions
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
