CXL ® for Memory Expansion White Paper
■Compute Express Link or “CXL” is a new interconnect standard that operates on the PCIe physical layer. CXL implements three new protocols, CXL.io, CXL.cache, and CXL.mem. CXL.io is essentially equivalent to the PCIe protocol and is used for device discovery and enumeration. CXL.cache is a cache coherent protocol primarily intended to enable accelerator devices. CXL.mem enables load/store commands best suited for memory expansion devices. CXL has also defined three “types” of devices that each support a subset of these new protocols.
■The CXL standard has been released in three phases, CXL 1.0/1.1 released in 2019, CXL 2.0 released in 2020, and CXL 3.0 released in 2023. Each version implements additional features, but the primary difference is introduced in CXL 3.0 which adds memory sharing and multi-level sharing as key features. CXL 3.0 also uses the PCIe gen 6 interface, while previous versions use PCIe gen 5. As CXL technology evolves, it has the potential to revolutionize memory deployment in the industry.
|
|
|
|
|
|
|
White Paper |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
December 2023 |
|
|
Rev.4 |
|
|
M-WP014 |
|
|
3 MB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
