AS4C512M8D3A-12BAN Revision History 4Gb AS4C512M8D3A-12BAN-78ball FBGA PACKAGE

2019-05-15
The 4Gb Double-Data-Rate-3 DRAMs is double data
rate architecture to achieve high-speed operation. It is
internally configured as an eight bank DRAM.
The 4Gb chip is organized as 64Mbit x 8 I/Os x 8 bank
devices. These synchronous devices achieve high
speed double-data-rate transfer rates of up to 1866
Mb/sec/pin for general applications.
The chip is designed to comply with all key DDR3
DRAM key features and all of the control and address
inputs are synchronized with a pair of externally
supplied differential clocks. Inputs are latched at the
cross point of differential clocks (CK rising and CK#
falling). All I/Os are synchronized with differential DQS
pair in a source synchronous fashion.
These devices operate with a single 1.5V ± 0.075V
power supply and are available in BGA packages.

Alliance

AS4C512M8D3AAS4C512M8D3A-12BAN

More

Part#

512M x 8 bit DDR3 Synchronous DRAM (SDRAM)

More

More

Datasheet

More

Halogen Free 、 JEDEC 、 Pb Free 、 RoHS

More

Please see the document for details

Automotive

More

AEC-Q100

More

English Chinese Chinese and English Japanese

May 2016

Rev. 1.0

4.6 MB

- The full preview is over. If you want to read the whole 83 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: