IDT74LVCH16245A 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD
■This 16-bit bus transceiver is built using advanced dual metal CMOS technology. This high-speed, low power transceiver is ideal for asynchronous communication between two busses (A and B). The Direction and Output Enable controls are designed to operate this device as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin (DIR) controls the direction of data flow. The output enable pin (OE) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.
■All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.
■The LVCH16245A has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.
■The LVCH16245A has “bus-hold” which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.
●FEATURES:
■Typical tSK(o) (Output Skew) < 250ps
■ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
■VCC = 3.3V ± 0.3V, Normal Range
■VCC = 2.7V to 3.6V, Extended Range
■CMOS power levels (0.4μ W typ. static)
■All inputs, outputs, and I/O are 5V tolerant
■Available in SSSOP and TSSOP packages
[ 5V mixed voltage systems ][ 3.3V mixed voltage systems ][ Data communication ][ telecommunication systems ] |
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
SSSOP;TSSOP |
|
English Chinese Chinese and English Japanese |
|
10/06/2015 |
|
|
|
|
|
542 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.