AS4C32M16D3L-12BIN AS4C32M16D3L-12BCN 512M DDR3 AS4C32M16D3L 96ball FBGA PACKAGE

2019-05-15
The 512Mb Double-Data-Rate-3L (DDR3L) DRAMs
is double data rate architecture to achieve high-speed
operation. It is internally configured as an eight bank
DRAM.
The 512Mb chip is organized as 4Mbit x 16 I/Os x 8
bank devices. These synchronous devices achieve high
speed double-data-rate transfer rates of up to 1600 Mb
/sec/pin for general applications.
The chip is designed to comply with all key DDR3L
DRAM key features and all of the control and address
inputs are synchronized with a pair of externally supplied
differential clocks. Inputs are latched at the cross point
of differential clocks (CK rising and CK# falling). All I/Os
are synchronized with differential DQS pair in a source
synchronous fashion.
These devices operate with a single 1.35V -0.067V /
+0.1V power supply and are available in BGA packages.

Alliance

AS4C32M16D3L-12BINAS4C32M16D3L-12BCNAS4C32M16D3L

More

Part#

32M x 16 bit DDR3L Synchronous DRAM (SDRAM)

More

More

Datasheet

More

Halogen Free 、 JEDEC 、 Pb Free 、 RoHS

More

Please see the document for details

Commercial 、 Industrial

More

More

96 ball FBGA

English Chinese Chinese and English Japanese

Sep . 2017

Rev 1.0

4.7 MB

- The full preview is over. If you want to read the whole 86 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: