SLG47910V Macro Cell Mode
■This application shows how to create the Verilog Code automatically using the Macro Cell Editor in the software. The Macro cell feature will let you assemble and configure your design graphically using a library of numerous Blocks ranging from different Logic Gates, Sequential Logic Blocks, in-built IP Blocks.
■This application note comes complete with design files which can be found in the References section.
●Introduction
■The Marco Cell Mode works on the same lines as the GreenPAK software. This feature will let you assemble and configure your design graphically using a library of numerous Blocks ranging from different Logic Gates, Sequential Logic Blocks, in-built IP Blocks. You’ll be able to generate the Verilog Code using the schematics that you create with the Macro Cell tool and use it in our toolchain.
■This tool allows you to take advantage of the flexibility of FPGAs even without knowledge of Verilog Code.
Application note & Design Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
May 31, 2022 |
|
Rev.1.00 |
|
AN-FG-004 |
|
512 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.