SLG47910V How to Create Customized Code (Full Adder)
■This application shows how to combine multiple custom modules and implement it using the SLG47910 FPGA. This application is demonstrated with the help of a Full Adder example. The functionality of the full adder is verified by creating a Test bench and observing the output waveforms on the inbuilt GTKWave Software. This application note comes complete with design files which can be found in the References section.
●Introduction
■A Full Adder module is created with the help of 2 Half Adder modules and an OR Gate module mapped together.
■Structural modelling can be implemented in ForgeFPGA Workshop by defining the topmost module with the keywork (*top*). This ensures that the software knows the difference between the topmost module and the modules mapped to it using port mapping syntax. The functionality of the Full Adder can be verified by creating a Test Bench and providing simulation within it. The simulation can be visualized using GTKWave Software within the Forge FPGA software. This Application is designed to understand the different aspects of the software without the need of programming the part to check functionality.
|
[ Full Adder ] |
|
|
Application note & Design Guide |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
May 31, 2022 |
|
|
Rev.1.0 |
|
|
AN-FG-002 |
|
|
923 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
