CD4017BMS, CD4022BMS CMOS Counter/Dividers

2019-05-24
CD4017BMS and CD4022BMS are 5-stage and 4-stage

Johnson counters having 10 and 8 decoded outputs, respectively. Inputs include a CLOCK, a RESET, and a CLOCK INHIBIT

signal. Schmitt trigger action in the CLOCK input circuit provides

pulse shaping that allows unlimited clock input pulse rise and fall

times.

These counters are advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter

advancement via the clock line is inhibited when the CLOCK

INHIBIT signal is high. A high RESET signal clears the counter to

its zero count. Use of the Johnson counter configuration permits

high speed operation, 2-input decode gating and spike-free

decoded outputs. Anti-lock gating is provided, thus assuring

proper counter sequence. The decoded output are normally low

and go high only at their respective decoded time slot. Each

decoded output remains high for one full clock cycle. A CARRYOUT signal completes one cycle every 10 clock input cycles in the CD4017BMS or every 8 clock input cycles in the CD4022BMS and is used to ripple-clock the succeeding device
in a multi-device counting chain.

Intersil

CD4017BMSCD4022BMSCD4017BMSHCD4022BMSH

More

Part#

Decade Counter with 10 Decoded OutputsDecade Counter with 8 Decoded Outputs

More

Decade Counter/Decimal Decode Display (CD4017BMS) ]Binary Counter/Decoder ]Frequency Division ]Counter Control/Timers ]Divide-by-N Counting ]

More

Datasheet

More

ISO9000

More

Please see the document for details

More

MIL-STD-883

More

English Chinese Chinese and English Japanese

August 1998

3297

314 KB

- The full preview is over. If you want to read the whole 10 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: