ispMACH 4000V/B/C/Z Family
●ispMACH 4000 Introduction:
■The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice’s two most popular architectures: the ispLSI® 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.
■The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.
■The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.
■The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/ 2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to V-CC (logic core).
●Overview:
■The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.
■The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can support a variety of standards independent of the chip or bank power supply. Outputs support the standards compatible with the power supply provided to the bank. Support for a variety of standards helps designers implement designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is connected to V-CCO of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.
ispMACH4000V/B/C/Z 、 ispMACH4032V/B/C 、 ispMACH4064V/B/C 、 ispMACH4128V/B/C 、 ispMACH4256V/B/C 、 ispMACH4384V/B/C 、 ispMACH4512V/B/C 、 ispMACH4032ZC 、 ispMACH4064ZC 、 ispMACH4128ZC 、 ispMACH4256ZC 、 ispMACH 4000Z |
|
|
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
May 2009 |
|
Version 23.1 |
|
DS1020_23.1 |
|
1.8 MB |
- +1 Like
- Add to Favorites
Recommend
- Why GaN in Space?
- SANYO DENKI Develops 120×120×25mm ACDC Fan with a Maximum Airflow of 2.35m³/min and a Maximum Static Pressure of 62Pa
- SANYO DENKI Launches 92×92×25mm San Ace 92 9RA Type DC Fan with the Lowest Noise up to 23dB
- SANYO DENKI Launched 120×120×25mm San Ace 120 9RA Type DC Fan with the Lowest Noise up to 28dB
- Innoscience Built The First World-class 8-inch Wafer FAB with Gold-free and CMOS Compatible Process
- Two kinds of structure of unit in SiC power MOSFET: plane structure and groove structure
- Successful Demonstration of Next-Gen Ka-band Rx Beamforming IC Portfolio with 1.5dB NF LNA
- Futureway Has Developed a Variety of Silicone Solutions for Battery Pack
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.