SubLVDS to MIPI CSI-2 Image Sensor Bridge Reference Design User Guide

2022-02-14
●Introduction
■Many Image Signal Processors (ISP) or Application Processors (AP) use the Mobile Industry Processor Interface (MIPI®) Camera Serial Interface 2 (CSI-2) standard for image sensor inputs. However, some high-resolution CMOS image sensors use a proprietary SubLVDS output format.
■The Lattice Semiconductor SubLVDS to MIPI CSI-2 Image Sensor Bridge reference design for CrossLink™ devices solves the mismatch between SubLVDS output image sensor and an ISP/AP using CSI-2 interface.
●Features
■Supports 4-, 6-, 8-, or 10-lane SubLVDS input to 1-, 2-, or 4-lane MIPI CSI-2 output
■Supports input lane bandwidth of up to 1.2 Gbps (in the case of 4-lane configuration) and output lane bandwidth of up to 1.5 Gbps
■Image cropping option
■Dynamic parameter setting through I²C

Lattice

CrossLinkCrossLinkPlusLIF-MD6000LIA-MD6000LIF-MDF6000

More

Part#

Design SoftwareFPGA

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

September2019

Revision 1.1

FPGA-RD-02061-1.1

2.9 MB

- The full preview is over. If you want to read the whole 40 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: