Application Note AN-9041 PFC SPM® Design Guide with Analog PFC IC

2022-01-27
●System Configurations
■An inrush-current prevention circuit is required due to the large DC link capacitance as shown in Fig. 1. The relay of the circuit should be closed after DC link capacitor is charged far enough. PFC SPM®. mini-SPM and control 1C can share single GNO stage. Usually, this 6ND and the Nsenss terminal of PFC SPM should have the same potential. Large surge voltage is easily produced between P and N terminals by large current switching. To reduce surge voltage it is important to shorten the DC link bus wiring between PFC SPM and DC link capacitor. In addition, good high frequency characteristic capacitor, such as polypropylene film capacitor should be mounted near to P and N terminals as a snubber.

ON Semiconductor

PFCDC link capacitorSPM

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

2021/8/6

Rev. 1.0.1

AN-9041

1006 KB

- The full preview is over. If you want to read the whole 20 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: