Paralleling of Nexperia GaN FETs in half-bridge topology application note

2021-12-22
●Abstract:
This appplication note explains the recommendations for circuit design and PCB layout whenparalleling Nexperia TO-247 GaN FETs in a half-bridge configuration.
●Introduction:
■GaN FETs are becoming increasingly important for modern power conversion systems, examples being inverters, power supplies and on-board chargers.
●Summary:
By using careful layout, short and impedance balanced gate drives, correctly placed DC Bus snubbers and decoupling, it is possible to achieve excellent current sharing in paralleled GaN FETs driving an inductive load. This has been effectively shown using leaded parts on a 4-layer FR4PCB.

Nexperia

NX-HB7000EVGAN041-650WSB

More

Part#

GaN FETs

More

inverters ]power supplies ]on-board chargers ]

More

Application note & Design Guide

More

More

Please see the document for details

More

More

TO-247;PHE450_2U;C1206;C1812;C1210;C2225;COOL_INNO_1;KEYSTONE_7691;R1206;C0603;C0805;DO-214AC;SOT23;D0805;BU-SMA-G;R0805;R0603;SOT223-3;SOIC8;TSSOP-5

English Chinese Chinese and English Japanese

19 October 2021

Rev. 2.0

AN90030

2.1 MB

- The full preview is over. If you want to read the whole 37 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: