74AHC02; 74AHCT02 Quad 2-input NOR gate Product data sheet

2021-07-01
●General description
■The 74AHC02; 74AHCT02 is a high-speed Si-gate CMOS device and is pin compatible withLow-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.
■The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.
●Features and benefit
■Balanced propagation delays
■All inputs have Schmitt-trigger actions
■Inputs accept voltages higher than V-cc
■Input levels:
▲For 74AHC00: CMOS leve
▲For 74AHCT02: TTL level
■ESD protection:
▲HBM EIA/JESD22-A114E exceeds 2000 V
▲MM EIA/JESD22-A115-A exceeds 200 V
▲CDM EIA/JESD22-C101C exceeds 1000 V
■Multiple package options
■Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Nexperia

74AHC0274AHCT0274AHC02D74AHCT02D74AHC02PW74AHCT02PW74AHC02BQ74AHCT02BQ

More

Part#

Quad 2-input NOR gatehigh-speed Si-gate CMOS device

More

More

Datasheet

More

More

Please see the document for details

More

More

SO14;TSSOP14;DHVQFN14;SOT108-1;SOT402-1;SOT762-1;076E06;MS-012;MO-153;MO-241

English Chinese Chinese and English Japanese

11 May 2020

Rev. 5

74AHC_AHCT02_5

220 KB

- The full preview is over. If you want to read the whole 12 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: