74HC138; 74HCT138 3-to-8 line decoder/demultiplexer; inverting Product data sheet
■The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) toeight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 andE3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enablefunction allows easy parallel expansion to a 1-of-32 (5 to 32 lines) decoder with just four '138 ICsand one inverter. The '138 can be used as an eight output demultiplexer by using one of the activeLOW enable inputs as the data input and the remaining enable inputs as strobes. Inputs includeclamp diodes. This enables the use of current limiting resistors to interface inputs to voltages inexcess of V-CC.
●Features and benefits
■ Complies with JEDEC standard no. 7A
■ Input levels:
▲ For 74HC138: CMOS level
▲ For 74HCT138: TTL level
■ Demultiplexing capability
■ Multiple input enable for easy expansion
■ Ideal for memory chip select decoding
■ Active LOW mutually exclusive outputs
■ ESD protection:
▲ HBM JESD22-A114F exceeds 2000 V
▲ MM JESD22-A115-A exceeds 200 V
■ Multiple package options
■ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
74HC138 、 74HCT138 、 74HC138D 、 74HCT138D 、 74HC138DB 、 74HCT138DB 、 74HC138PW 、 74HCT138PW 、 74HC138BQ 、 74HCT138BQ |
|
|
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
SO16;SSOP16;TSSOP16;DHVQFN16;SOT109-1;SOT338-1;SOT403-1;SOT763-1;076E07;MS-012;MO-150;MO-153;MO-241 |
|
English Chinese Chinese and English Japanese |
|
7 April 2020 |
|
Rev. 8 |
|
74HC_HCT138 v.8 |
|
272 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.