854S712 1:2 Fanout Buffer with Pre-Emphasis Datasheet
and line driver. The outputs support pre-emphasis in order to drive
backplanes and long transmission lines while reducing inter-symbol
interference effects. The pre-emphasis level is configurable to
optimize for low bit error rate or power consumption. Pre-emphasis
utilizes an increased output voltage swing for transition bits.
The device is optimized for data rates up to 4.5 Gbps (NRZ) and for
deterministic jitter in data applications and low additive jitter in clock
applications. The outputs are LVDS-compliant while the differential
input is compatible with a variety of signal levels such as LVDS,
LVPECL and CML. Internal input termination, a bias voltage output
for AC-coupling and small packaging (VFQFN) supports
space-efficient board designs. The 854S712 operates from a 3.3V
power supply and supports the industrial temperature range of -40°C
to +85°C.
|
Datasheet |
|
|
Pb-Free 、 RoHS 、 RoHS 6 、 lead-free |
|
Please see the document for details |
|
|
Industrial |
|
|
|
|
|
VFQFN |
|
|
English Chinese Chinese and English Japanese |
|
|
October 10, 2017 |
|
|
|
|
|
|
|
|
1.1 MB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
