AS4C256M16D4 256M x 16 bit DDR4 Synchronous DRAM (SDRAM)
(2 bank groups each with 4 banks). The DDR4 SDRAM uses a 8n prefetch architecture to achieve high-speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR4 SDRAM consists of a single 8n-bit
wide, four clock data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half clock
cycle data transfers at the I/O pins.
Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue
for a burst length of eight or a ‘chopped’ burst of four in a programmed sequence. Operation begins with the registration of an Activate Command, which is then followed by a Read or Write command. The address bits registered coincident with the Activate Command are used to select the bank and row to be activated (BG0
select the bank group; BA0-BA1 select the bank; A0-A14 select the row). The address bits registered
coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode
‘on the fly’ (via A12) if enabled in the mode register.
Prior to normal operation, the DDR4 SDRAM must be powered up and initialized in a predefined manner.
The following sections provide detailed information covering device reset and initialization, register definition,
command descriptions, and device operation.
|
AS4C256M16D4 、 AS4C256M16D4-83BCN 、 AS4C256M16D4-83BIN 、 AS4C256M16D4-75BCN 、 AS4C256M16D4-75BIN 、 AS4C256M16D4-83BCNXX 、 AS4C256M16D4-75BCNXX 、 AS4C256M16D4-83BINXX 、 AS4C256M16D4-75BINXX 、 AS4C256M16D4-75BCNTR 、 AS4C256M16D4-75BINTR 、 AS4C256M16D4-83BCNTR 、 AS4C256M16D4-83BINTR |
|
|
|
|
|
Datasheet |
|
|
Halogen Free 、 Pb Free 、 ROHS |
|
Please see the document for details |
|
|
Commercial 、 Industrial |
|
|
|
|
|
96-ball FBGA |
|
|
English Chinese Chinese and English Japanese |
|
|
Aug 2019 |
|
|
Rev 1.0 |
|
|
|
|
|
10.5 MB |
- +1 Like
- Add to Favorites
Recommend
- Alliance Memory Bolsters Product Lineup With 4Gb High-Speed CMOS DDR4 SDRAMs AS4C256M16D4 and AS4C512M8D4
- Alliance Memory AS4C256M16D4 and AS4C512M8D4 4Gb High-Speed CMOS DDR4 SDRAMs offer Low Power Consumption of +1.2V
- Alliance Memory Announces ISO 9001:2015 Recertification
- Alliance rounds out DDR4 SDRAM Lineup with six new 4Gb “A” die devices, which offer lower +1.2V operating voltages and higher speeds to 1600MHz in 96 and 78-Ball FBGA packages
- Alliance Memory has expanded its portfolio of Six New 4Gb “A“ Die DDR4 SDRAMs and a 16Gb Option From Micron Technology
- Alliance Memory Expanded Lineup of High-Speed CMOS DDR4 SDRAMs AS4C1G8D4 and AS4C512M16D4 With 8Gb Devices
- Alliance Memory Introduced AEC-Q100-Compliant 2Gb DDR3L SDRAMs AS4C128M16D3LC-12BAN and AS4C128M16D3LC-12BANTR
- Alliance Memory AS4C1G8D4 and AS4C512M16D4: the 8Gb High-Speed CMOS DDR4 SDRAMs with Low Power Consumption of +1.2V
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
