NB3N502 14 MHz to 190 MHz PLL Clock Multiplier

2022-07-22

●The NB3N502 is a clock multiplier device that generates a low jitter, TTL/CMOS level output clock which is a precise multiple of the external input reference clock signal source. The device is a cost efficient replacement for the crystal oscillators commonly used in electronic systems. It accepts a standard fundamental mode crystal or an external reference clock signal. Phase−Locked−Loop (PLL) design techniques are used to produce an output clock up to 190 MHz with a 50% duty cycle. The NB3N502 can be programmed via two select inputs (S0, S1) to provide an output clock (CLKOUT) at one of six different multiples of the input frequency source, and at the same time output the input aligned reference clock signal (REF).
●Features
■Clock Output Frequency up to 190 MHz
■ Operating Range: V-DD = 3 V to 5.5 V
■ Low Jitter Output of 15 ps One Sigma (rms)
■Zero ppm Clock Multiplication Error
■ 45% − 55% Duty Cycle
■ 25 mA TTL−level Drive Outputs
■ Crystal Reference Input Range of 5 − 27 MHz
■Input Clock Frequency Range of 2 − 50 MHz
■ Available in 8−pin SOIC Package or in Die Form
■ Full Industrial Temperature Range −40°C to 85°C
■ These are Pb−Free Devices

ON Semiconductor

NB3N502

More

Part#

PLL Clock Multiplier

More

More

Datasheet

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

May, 2012

Rev. 1

NB3N502/D

268 KB

- The full preview is over. If you want to read the whole 5 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: