NB3N511 3.3V / 5.0V 4 MHz to 200 MHz PLL Clock Multiplier

2022-06-27

●Description
▲The NB3N511 is a clock multiplier that will generate one of nine selectable output multiples of an input frequency via two 3−level select inputs (S0, S1). It accepts a standard fundamental mode crystal or an external reference clock signal. Phase−Locked−Loop (PLL) design techniques are used to produce a low jitter, TTL level clock output up to 200 MHz with a 50% duty cycle. An Output Enable (OE) pin is provided, and when asserted low, the clock output goes into tri−state (high impedance). The NB3N511 is commonly used in electronic systems as a cost efficient replacement for crystal oscillators.
●Features
▲Clock Output Frequencies up to 200 MHz
▲Nine Selectable Multipliers of the Input Frequency
▲Operating Range: V-DD = 3.3 V ±10% or 5.0 V ±5%
▲Low Jitter Output of 25 ps One Sigma (rms)
▲Zero ppm Clock Multiplication Error
▲45% − 55% Output Duty Cycle
▲TTL/CMOS Output with 25 mA TTL Level Drive
▲Crystal Reference Input Range of 5 − 32 MHz
▲Input Clock Frequency Range of 1 − 50 MHz
▲OE, Output Enable with Tri−State Output
▲8−Pin SOIC
▲Industrial Temperature Range −40°C to +85°C
▲These are Pb−Free Devices

ON Semiconductor

NB3N511NB3N511DGNB3N511DR2G

More

Part#

PLL Clock Multiplierclock multiplier

More

More

Datasheet

More

More

Please see the document for details

More

More

SOIC-8

English Chinese Chinese and English Japanese

January, 2019

Rev. 5

NB3N511/D

229 KB

- The full preview is over. If you want to read the whole 6 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: