AS4C16M16MD1 256Mb MOBILE DDR SDRAM Data Sheet

2020-04-23
This AS4C16M16MD1 is 268,435,456 bits synchronous double data rate Dynamic RAM. Each 67,108,864 bits bank is organized

as 8,192 rows by 512 columns by 16 bits, fabricated with Alliance Memory's high performance CMOS technology. This device uses a

double data rate architecture to achieve high- speed operation. The double data rate architecture is essentially a 2n-prefetch

architecture with an interface designed to transfer two data words per clock cycle at the I/O balls. Range of operating

frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high

bandwidth and high performance memory system applications.

Alliance

AS4C16M16MD1AS4C16M16MD1-6BCN

More

Part#

256Mb MOBILE DDR SDRAM

More

More

Datasheet

More

Halogen Free 、 Pb Free 、 ROHS 、 lead free

More

Please see the document for details

Commercial

More

More

FPBGA

English Chinese Chinese and English Japanese

Oct24, 2015

Ver.1.1

16 MB

- The full preview is over. If you want to read the whole 56 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: