AS4C16M16MD1 256Mb MOBILE DDR SDRAM Data Sheet

PublishTime：2020-04-23

This AS4C16M16MD1 is 268,435,456 bits synchronous double data rate Dynamic RAM. Each 67,108,864 bits bank is organized

as 8,192 rows by 512 columns by 16 bits, fabricated with Alliance Memory's high performance CMOS technology. This device uses a

double data rate architecture to achieve high- speed operation. The double data rate architecture is essentially a 2n-prefetch

architecture with an interface designed to transfer two data words per clock cycle at the I/O balls. Range of operating

frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high

bandwidth and high performance memory system applications.

Brand of Product：	Alliance
Part#：	AS4C16M16MD1 、 AS4C16M16MD1-6BCN More Part#
Product Category：	256Mb MOBILE DDR SDRAM More
Application：	More
Data Type：	Datasheet More
Safety & Environment Standards：	Halogen Free 、 Pb Free 、 ROHS 、 lead free More
Operating Temperature：	Please see the document for details
Qualification Grade：	Commercial More
Qualification Approval：	More
Package：	FPBGA
Language：	English Chinese Chinese and English Japanese
Date of Creation：	Oct24, 2015
Version Number：	Ver.1.1
Data Encoding：
Data Size：	16 MB

Data section preview(2pages)

- The full preview is over. If you want to read the whole 56 page document,please Sign in/Register -

Download

+1 Like
Add to Favorites

Recommend

Technical Resources

More>

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Integrated Circuits