AS4C2GM4D3L AS4C1G8MD3L AS4C512M16D3L 8Gb: x4, x8, x16 DDR3L SDRAM Description Data Sheet
The double data rate architecture is an 8n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write
operation for the DDR3 SDRAM effectively consists of a single 8n-bit-wide, four-clockcycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, onehalf-clock-cycle data transfers at the I/O pins.
The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for
use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data
for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the
data strobes.
The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK
going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.
Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an ACTIVATE command, which is then
followed by a READ or WRITE command. The address bits registered coincident with
the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select
the bank and the starting column location for the burst access.
The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be
enabled to provide a self-timed row precharge that is initiated at the end of the burst
access.
As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM
allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.
A self refresh mode is provided, along with a power-saving, power-down mode.
AS4C2GM4D3L 、 AS4C1G8MD3L 、 AS4C512M16D3L 、 AS4C2GM4D3L-12BCN 、 AS4C2GM4D3L-12BIN 、 AS4C1G8MD3L-12BCN 、 AS4C1G8MD3L-12BIN 、 AS4C512M16D3L-12BCN 、 AS4C512M16D3L-12BIN 、 AS4C1GM8D3L-12BCN 、 AS4C1GM8D3L-12BIN 、 AS4C512GM16D3L-12BCN 、 AS4C512GM16D3L-12BIN |
|
256 Meg x 4 x 8 banks DDR3L SDRAM 、 128 Meg x 8 x 8 banks DDR3L SDRAM 、 64 Meg x 16 x 8 banks DDR3L SDRAM |
|
|
|
Datasheet |
|
Lead Free 、 Pb-free |
|
Please see the document for details |
|
Commercial 、 Industrial |
|
|
|
FBGA |
|
English Chinese Chinese and English Japanese |
|
June 2016 |
|
Rev2.0 |
|
|
|
7.3 MB |
- +1 Like
- Add to Favorites
Recommend
- Alliance Memory Announces ISO 9001:2015 Recertification
- Alliance Memory Expanded Lineup of High-Speed CMOS DDR4 SDRAMs AS4C1G8D4 and AS4C512M16D4 With 8Gb Devices
- Alliance Memory Bolsters Product Lineup With 4Gb High-Speed CMOS DDR4 SDRAMs AS4C256M16D4 and AS4C512M8D4
- Alliance Memory Introduced AEC-Q100-Compliant 2Gb DDR3L SDRAMs AS4C128M16D3LC-12BAN and AS4C128M16D3LC-12BANTR
- Alliance Memory AS4C256M16D4 and AS4C512M8D4 4Gb High-Speed CMOS DDR4 SDRAMs offer Low Power Consumption of +1.2V
- Alliance Memory AS4C1G8D4 and AS4C512M16D4: the 8Gb High-Speed CMOS DDR4 SDRAMs with Low Power Consumption of +1.2V
- Alliance Memory Announced Dual-Die 8Gb DDR3L SDRAMs AS4C1G8D3LA and AS4C512M16D3LA in 78-Ball and 96-Ball FBGA Packages
- Alliance rounds out DDR4 SDRAM Lineup with six new 4Gb “A” die devices, which offer lower +1.2V operating voltages and higher speeds to 1600MHz in 96 and 78-Ball FBGA packages
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.