LogiCORE IP Multiplier v11.2 Product Specification DS255

2022-07-26

●Introduction
▼The Xilinx LogiCORE™ IP Multiplier implements high-performance,optimized multipliers.A number of resource and performance trade-off options are available to tailor the core to a particular application.
●Features
▼Drop-in module for Virtex®-7 and Kintex™-7, Virtex-6,Virtex-5,Virtex-4,Spartan®-6, Spartan-3/XA,Spartan-3E/XA, Spartan-3A/3AN/3A DSP/XA FPGAs
▼Generates fixed-point parallel multipliers and constant-coefficient multipliers for two's complement signed or unsigned data
▼Supports inputs ranging from 1 to 64 bits wide and outputs ranging from 1 to 128 bits wide with any portion of the full product selectable
▼Configurable latency for all multiplier variants
▼Resource estimation in the Xilinx CORE Generator™ graphical user interface(GUD)
▼Supports symmetric rounding to infinity for Virtex and Kintex device multipliers when using the XtremeDSP™ slice
▼For use with Xilinx CORE Generator and Xilinx System Generator for DSP 13.1

Xilinx

Multiplier

More

More

Datasheet

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

March 1, 2011

v11.2

DS255

501 KB

- The full preview is over. If you want to read the whole 13 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: