Agilent E5910A Serial Link Optimizer for Xilinx FPGAs

2018-09-29
Agilent Technologies and Xilinxhave combined tools andtechnology to create a powerfultest and analysis solution focusedon the challenges of implementinghigh-speed serial links usingXilinx multi-gigabit transceivers(MGTs). The advanced technologyof Xilinx MGTs gives you theflexibility to implement high-speedserial interfaces while enjoyingthe time-to-market advantagesand flexibility that programmabledevices offer. As you look to useserial interfaces in more of yourdesigns, Agilent brings you thetest and measurement capabilityyou need to ensure a qualityproduct that meets yourtime-to-market goals. The abilityto quickly assess margin andautomatically tune transmitterand receiver settings for optimalmargin offers the potential to saveyou weeks of design time whileimproving your product’s quality.
Agilent’s E5910A serial linkoptimizer solution begins withXilinx’s ChipScope Pro Serial I/OToolkit, which provides theinfrastructure required to specifyand implement a bit error ratiotest (BERT) core that is placed inyour FPGA. This internal BERT(IBERT) core provides thenecessary functions to implementa BER test on the MGTs youspecify, and it includes the abilityto access the transmitter andreceiver equalization settings inreal-time. Using this IBERT core,Agilent’s serial link optimizersoftware communicates with thecore via JTAG (using the Xilinxcable) to make measurements andcontrol the MGT transmitter andreceiver settings.This measurement systemarchitecture (see Figure 1)requires no external hardwareother than the standard Xilinxdownload cable, which minimizesyour costs. Using an internal testcore also allows you to measurepost-equalization BER at theon-chip receiver input (asopposed to the pins of the devicefor a typical BER measurement).This approach means you can see the true effect of equalizationsettings on your link design andtest and characterize itsoperation more reliably.

Keysight

E5910AXilinx FPGAs

More

Part#

Serial Link Optimizer

More

Xilinx FPGAs ]

More

Datasheet

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

January 24, 2007

Revised: 11/08/06

5989-5969EN

493 KB

- The full preview is over. If you want to read the whole 5 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: