Clock Recovery and Data Retiming Phase-Locked Loop AD800/AD802
●The AD800 and AD802 employ a second order phase-locked loop architecture to perform clock recovery and data retiming on Non-Return to Zero, NRZ, data. This architecture is capable of supporting data rates between 20 Mbps and 160 Mbps. The products described here have been defined to work with standard telecommunications bit rates. 45 Mbps DS-3 and 52 Mbps STS-1 are supported by the AD800-45 and AD800-52 respectively. 155 Mbps STS-3 or STM-1 are supported by the AD802-155.
Unlike other PLL-based clock recovery circuits, these devices do not require a preamble or an external VCXO to lock onto input data. The circuit acquires frequency and phase lock using two control loops. The frequency acquisition control loop initially acquires the clock frequency of the input data. The phase-lock loop then acquires the phase of the input data, and ensures that the phase of the output signals track changes in the phase of the input data. The loop damping of the circuit is dependent on the value of a user selected capacitor; this defines jitter peaking performance and impacts acquisition time. The devices exhibit 0.08 dB jitter peaking, and acquire lock on random or scrambled data within 4 × 105 bit periods when using a damping factor of 5.
During the process of acquisition the frequency detector provides a Frequency Acquisition (FRAC) signal which indicates that the device has not yet locked onto the input data.
This signal is a series of pulses which occur at the points of cycle slip between the input data and the synthesized clock signal.
Once the circuit has acquired frequency lock no pulses occur at the FRAC output.
The inclusion of a precisely trimmed VCO in the device eliminates the need for external components for setting center frequency, and the need for trimming of those components. The VCO provides a clock output within ±20% of the device center frequency in the absence of input data.
The AD800 and AD802 exhibit virtually no pattern jitter, due to the performance of the patented phase detector. Total loop jitter is 20° peak-to-peak. Jitter bandwidth is dictated by mask programmable fractional loop bandwidth. The AD800, used for data rates < 90 Mbps, has been designed with a nominal loop bandwidth of 0.1% of the center frequency. The AD802, used for data rates in excess of 90 Mbps, has a loop bandwidth of 0.08% of center frequency.
All of the devices operate with a single +5 V or –5.2 V supply
●FEATURES
■Standard Products
▲44.736 Mbps—DS-3
▲51.84 Mbps—STS-1
▲155.52 Mbps—STS-3 or STM-1
■Accepts NRZ Data, No Preamble Required
■Recovered Clock and Retimed Data Outputs
■Phase-Locked Loop Type Clock Recovery—No Crystal Required
■Random Jitter: 208 Peak-to-Peak
■Pattern Jitter: Virtually Eliminated
■10KH ECL Compatible
■Single Supply Operation: –5.2 V or +5 V
■Wide Operating Temperature Range: –40℃ to +85℃
|
AD800/AD802 、 AD800-45BQ 、 AD800-52BR 、 AD802-155KR/BR 、 AD802-155KR 、 AD802-155BR |
|
|
|
|
|
Datasheet |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
2018/01/04 |
|
|
REV. B |
|
|
|
|
|
365 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
