XY_SCALER Digital Video Scaler IP Core

2024-10-15
●Key Design Features
■Synthesizable, technology independent soft IP Core for FPGA, ASIC and SoC devices
■Supplied as human readable VHDL (or Verilog) source code
■Versatile RGB (or YCbCr 444) video scaler capable of scaling up or down by any factor
■Fully programmable scale parameters and scaler bypass function
■Fully programmable RGB channel widths allow support for any RGB format (or greyscale if only one channel is used)
■Supports all video resolutions up to 216 x 216 pixels
■Fully pipelined architecture with simple data-streaming flow control
■Features a 5x5-tap polyphase filter in the x and y dimensions with 16 unique phases
■Example general purpose 'Lanczos2' filter coefficients shipped with the design. Different coefficient sets available on request
■Output rate is 1 x pixel per clock for scaling factors > 1
■Generates one scaled output frame for every input frame
■No frame buffer required
■Supports 350MHz+ operation on basic FPGA devices

Zipcores

XY_SCALER

More

Part#

Digital Video Scaler IP Core

More

flat panel displays ]portable devices ]video image sensors ]consoles ]video format converters ]set-top boxes ]digital TV ]

More

Datasheet

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

02/06/2022

Rev. 3.2

321 KB

- The full preview is over. If you want to read the whole 5 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: