U74LVC2G126 DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS CMOS IC

2023-05-31

■DESCRIPTION
●The U74LVC2G126 consists of two bus buffers with 3-state output controlled by enable input (nOE), when nOE is low, the output is disabling.
●Inputs can be driven from either 3.3V or 5V devices, so the device can be used in a mix 3.3V/5V system.
●This device is full specified for partial power-down protective circuit, preventing the backflow current through the device when it is powered down.
■FEATURES
●Operation voltage range: 1.65~5.5V
●Support 5V VCC operation
●Low power dissipation
●Input accept voltage to 5.5V

UTC

U74LVC2G126U74LVC2G126G-P08-RU74LVC2G126G-SM1-R

More

Part#

DUAL BUS BUFFER GATECMOS IC

More

partial power-down protective circuit ]

More

Datasheet

More

More

Please see the document for details

More

More

TSSOP-8;MSOP-8

English Chinese Chinese and English Japanese

2018/04/24

QW-R502-231.E

275 KB

- The full preview is over. If you want to read the whole 6 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: