XC167CI-32F 16-Bit Single-Chip Microcontroller with C166SV2 Core

2023-03-14

●Summary of Features
■High Performance 16-bit CPU with 5-Stage Pipeline
▲25 ns Instruction Cycle Time at 40 MHz CPU Clock (Single-Cycle Execution)
▲1-Cycle Multiplication (16 × 16 bit), Background Division (32 / 16 bit) in 21 Cycles
▲1-Cycle Multiply-and-Accumulate (MAC) Instructions
▲Enhanced Boolean Bit Manipulation Facilities
▲Zero-Cycle Jump Execution
▲Additional Instructions to Support HLL and Operating Systems
▲Register-Based Design with Multiple Variable Register Banks
▲Fast Context Switching Support with Two Additional Local Register Banks
▲16 Mbytes Total Linear Address Space for Code and Data
▲1024 bytes On-Chip Special Function Register Area (C166 Family Compatible)
■16-Priority-Level Interrupt System with 77 Sources, Sample-Rate down to 50 ns
■8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC), 24-Bit Pointers Cover Total Address Space
■Clock Generation via on-chip PLL (factors 1:0.15 … 1:10), or via Prescaler (factors 1:1 … 60:1)
■On-Chip Memory Modules
▲2 Kbytes On-Chip Dual-Port RAM (DPRAM)
▲4 Kbytes On-Chip Data SRAM (DSRAM)
▲6 Kbytes On-Chip Program/Data SRAM (PSRAM)
▲256 Kbytes On-Chip Program Memory (Flash Memory)

Infineon

XC167CI-32FC166SV2XC167SAK-XC167CI-32F40FSAK-XC167CI-32F20FSAF-XC167CI-32F40FSAF-XC167CI-32F20F

More

Part#

16-Bit Single-Chip MicrocontrollerMicrocontrollers

More

More

Datasheet

More

More

Please see the document for details

More

More

P-TQFP-144-19;PG-TQFP-144-7

English Chinese Chinese and English Japanese

2006-08

V1.1

2.1 MB

- The full preview is over. If you want to read the whole 90 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: