DVI OUTPUT EYE DIAGRAMSOF CH7009A/7301A VS. CH7009B/7301B Technical Bulletin 41

PublishTime：2022-10-20

●CH7009B/7301B, which are the successors of CH7009A/7301A, are fully DDWG compliant DVI transmitters. The new chips are able to transmit DVI display data from 25MHz up to 165 MHz pixel clocks. CH7009A/7301Ais capable of transmitting data from 25 MHz to 135 MHz. A screened version of CH7009A/7301A would be able to support 165 MHz pixel clock if the DVI PLL is powered by 3.6V. This document gives a overall picture of what the DVI output eye-diagrams of CH7009A/7301A and CH7009B/7301B look like. The eye-diagrams of CH7009B/7301B support that these chips are versatile DVI transmitters with full compliance to DDWG specifications

Brand of Product：	Chrontel
Part#：	CH7009 、 CH7301 、 CH7009B 、 CH7301B 、 CH7009A 、 CH7301A More Part#
Product Category：	DVI transmitters More
Application：	More
Data Type：	Application note & Design Guide More
Safety & Environment Standards：	More
Operating Temperature：	Please see the document for details
Qualification Grade：	More
Qualification Approval：	More
Package：
Language：	English Chinese Chinese and English Japanese
Date of Creation：	01/20/2003
Version Number：	Rev. 1.0
Data Encoding：	TB-41
Data Size：	188 KB

Data section preview(2pages)

- The full preview is over. If you want to read the whole 5 page document,please Sign in/Register -

Download

+1 Like
Add to Favorites

Recommend

Technical Resources

More>

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Integrated Circuits