DDR4 Memory Protocol Analysis and Compliance Verification DDR4 Memory Protocol Analysis and Compliance Verification

2022-05-06

●The Double Data Rate 4 (DDR4) memory bus introduces changes in the communications protocol and increases the clock frequencies and data transfer rates for Dual Inline Memory Modules (DIMMs). These developments present new challenges in the design and debug of computer motherboards and DIMMs or SO-DIMMs (Small Outline DIMMs) incorporating the new DDR4 technology, especially in the area of protocol analysis and verification.
●The FuturePlus FS2510AB DDR4 DIMM and FS2512 DDR4 SO-DIMM interposers provide a mechanical, electrical and software interface between the Keysight Technologies U4154B logic analyzer and the DDR4 connector. The FS2510AB and FS2512 are used to design and debug computer motherboards and DIMMS or SO-DIMMs incorporating DDR4 technology.
●The FS2510AB and FS2512 protocol-decode software translates acquired signals into easily understood bus transactions, at the full bus speed. The Keysight logic analyzer provides extensive triggering and store qualification features. The FS2510AB DIMM interposer can be configured to perform state analysis of Reads or Writes, or both Reads and Writes, at up to 3300 MT/s. The FS2512 SO-DIMM interposer can be configured to perform state analysis of Reads or Writes, or both Reads and Writes, at up to 2400 MT/s.
●Quick, easy connection between DDR4 DIMM or SO-DIMM connectors & Keysight U4154B logic analyzers
●Complete, accurate 3300MT/s state and timing analysis up to 12.5 GHz
●Compatible with 284 & 288 pin DDR4 DIMM's and 260 pin SO-DIMM's
●All signals are probed passively, does not require U4201A cables.
●Supports registered, unbuffered, and large register (LR) DIMMs
●Burst sizes of 2, 4, or 8 supported.
●Monitors writes only, reads only, or writes and reads simultaneously.
●Quick and easy setup using Keysight EyeScan with 5 ps/5 mV resolution

Keysight

M9502AU4154BM9045BB4622BFS2510ABFS2512DDR4

More

Part#

DDR4 SO-DIMM interposersmemory busDIMMsSO-DIMMsprotocol-decode softwareconnectorlogic analyzer

More

More

Technical Documentation

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

June 30, 2015

5991-1827EN

539 KB

- The full preview is over,the data is 2 pages -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: