Debugging PolarFire FPGA

2022-09-22
■ Design debug is a critical phase of the FPGA design flow. Microsemi PolarFire® devices support the following debugging methods.
● Debugging using Identify
▲ The Identify debug tool integrated into Libero SoC, enables FPGA debugging using an embedded logic analyzer. For more information, see TU0780: Using Identify ME with Libero SoC Tutorial.
● Debugging Processor-based designs using SoftConsole
▲ Soft Console enables debugging of processor-based designs (Mi-V or Cortex-M1 based designs). For more information, see TU0775: PolarFire FPGA: Building a Mi-V Processor Subsystem Tutorialand TU0778: PolarFire FPGA Building a Cortex-M1 Processor Subsystem Tutorial.
● Debugging using SmartDebug
▲ SmartDebug enables the debugging of designs by providing verification and troubleshooting features at the hardware level. It provides access to probe points, Non- Volatile Memory (NVM), fabric and fabric RAM blocks, transceivers, and the DDR controller. These features enable designers to check the state of inputs and outputs in real-time, without any design modification.
▲ The built-in probe points of the PolarFire device and the probe capabilities of SmartDebug enable real-time debug features.

MICROSEMI

PolarFire FPGA

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

2021/1/19

Revision 7.0

AC479

5.7 MB

- The full preview is over. If you want to read the whole 41 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: