SC28L92 3.3V/5.0V Dual Universal Asynchronous Receiver/Transmitter (DUART)
●Pin programming will allow the device to operate with either the Motorola or Intel bus interface.The bit 3 of the MR0A register allows the device to operate in an 8 byte FIFO mode if strict compliance with the SC26C92 FIFO structure is required.
●The NXP Semiconductors SC28L92 Dual Universal Asynchronous Receiver/Transmitter (DUART) is a single-chip CMOS-LSI communications device that provides two full-duplex asynchronous receiver/transmitter channels in a single package. It interfaces directly with microprocessors and may be used in a polled or interrupt driven system with modem and DMA interface.
●The operating mode and data format of each channel can be programmed independently.Additionally, each receiver and transmitter can select its operating speed as one of 28 fixed baud rates; a 16x clock derived from a programmable counter/timer, or an external 1x or 16x clock. The baud rate generator and counter/timer can operate directly from a crystal or from external clock inputs. The ability to independently program the operating speed of the receiver and transmitter make the DUART particularly attractive for dual-speed channel applications such as clustered terminal systems.
●Each receiver and transmitter is buffered by 8 or 16 character FIFOs to minimize the potential of receiver overrun, transmitter underrun and to reduce interrupt overhead in interrupt driven systems. In addition, a flow control capability is provided via RTS/CTS signaling to disable a remote transmitter when the receiver buffer is full.
●Also provided on the SC28L92 are a multipurpose 7-bit input port and a multipurpose 8-bit output port. These can be used as general purpose I/O ports or can be assigned specific functions (such as clock inputs or status/interrupt outputs) under program control.
●The SC28L92 is available in three package versions: PLCC44, QFP44, and HVQFN48.
3.3V/5.0V Dual Universal Asynchronous Receiver/Transmitter (DUART) |
|
|
|
Solutions |
|
|
|
Please see the document for details |
|
|
|
|
|
PLCC44;QFP44;HVQFN48 |
|
English Chinese Chinese and English Japanese |
|
Apr 8, 2022 |
|
|
|
|
|
97 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.