VDMR10M40XS96XX5V35 VDIC MAGNETORESISTIVES RANDOM ACCESS MEMORY USER MANUAL
●Features:
■Fast 35 ns Read/Write Cycle
■SRAM Compatible Timing, Uses Existing SRAM Controllers Without Redesign
■Unlimited Read & Write Endurance
■Data Always Non-volatile for >20-years at Temperature
■One Memory Replaces Flash, SRAM, EEPROM and BBSRAM in System for Simpler, More Efficient Design
■Replace battery-backed SRAM solutions with MRAM to eliminate battery assembly improving reliability
■3.3 Volt Power Supply
■Automatic Data Protection on Power Loss
■Commercial, Industrial, Automotive Temperatures
■Package:SOP96
VDMR10M40XS96XX5V35 、 VDMR10M40XS96XX5V35□ 、 VDMR10M40VS96EE8V35 、 VDMR10M40VS96IB8V35 、 VDMR10M40RS96SS8V35 |
|
|
|
User's Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
SOP96 |
|
English Chinese Chinese and English Japanese |
|
July 3,2021 |
|
Version:A0 |
|
ORBITA/SIP-VDMR10M40XS96XX5V35-USM-01 |
|
315 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.