VDSD512M16XS54XX1V75 VDIC SYNCHRONOUS DYNAMIC SDRAM USER MANUAL

PublishTime：2022-07-12

●The VDSD512M16XS54XX1V75 is a 512M bits SDRAM, organized as 32M words×16 bits. The device has one die including 8M×16bits×4bank. All inputs and outputs are referred to the rising edge of the clock input. Allow the device to be useful for a variety of high bandwidth, high performance memory system applications. It is packaged in 54-pin SOP.
●Features:
■Single 3.3V ±0.3V power supply
■Clock frequency: 133MHz
■LVTTL interface
■Fully synchronous; all signals referenced to a positive clock edge
■Programmable burst length–(1,2,4, 8,full page)
■Programmable burst sequence: Sequential/Interleave
■Auto Refresh(CBR)
■Self Refresh
■Random column address every clock cycle
■Programmable #CAS latency (2,3 clocks)
■Burst read/write and burst read/single write operations capability
■Burst termination by burst stop and precharge command
■It is packaged in 54-pin SOP

Brand of Product：	Myorbita
Part#：	VDSD512M16XS54XX1V75 、 VDSD512M16XS54XX1V75□ 、 VDSD512M16VS54EE1V75 、 VDSD512M16VS54IB1V75 、 VDSD512M16RS54SS1V75 More Part#
Product Category：	VDIC SYNCHRONOUS DYNAMIC SDRAM More
Application：	More
Data Type：	User's Guide More
Safety & Environment Standards：	More
Operating Temperature：	Please see the document for details
Qualification Grade：	More
Qualification Approval：	More
Package：	SOP54
Language：	English Chinese Chinese and English Japanese
Date of Creation：	Apr 13,2018
Version Number：	Version:B0
Data Encoding：	ORBITA/SIP-VDSD512M16XS54XX1V75-USM-01
Data Size：	226 KB

Data section preview(2pages)

- The full preview is over. If you want to read the whole 10 page document,please Sign in/Register -

Download

+1 Like
Add to Favorites

Recommend

Technical Resources

More>

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Integrated Circuits