Key Steps to Design A Compact, High-Efficiency PFC Stage Using NCP1623A

2022-05-26
●Description
■This paper describes the key steps to rapidly design a CrM/DCM PFC stage driven by the NCP1623. The process is illustrated in a practical 100−W, universal mains application:
■Maximum Output Power: 100 W
■Rms Line Voltage Range: from 90 V to 264 V
■Regulation output voltage:
▲250 V in low line (115−V mains)
▲390 V in high line (230−V mains)

ON Semiconductor

NCP1623ANCP1623

More

Part#

extremely compact PFC controller

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

SOIC−8;TSOP−6;TSOP6;SOIC8

English Chinese Chinese and English Japanese

2022/3/8

Rev. 0

AND90156/D

119 KB

- The full preview is over. If you want to read the whole 11 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: