Zynq UltraScale+ RFSoC Data Sheet: Overview

2022-05-13
●General Description
■The Zynq® UltraScale+™ RFSoC family integrates key subsystems for multiband, multi-mode cellular radios and cable infrastructure (DOCSIS) into an SoC platform that contains a feature-rich 64-bit quad-core Arm® Cortex™-A53 and dual-core Arm Cortex-R5F based processing system.
■Combining the processing system with UltraScale™ architecture programmable logic and RF-ADCs, RF-DACs, and soft-decision FECs, the Zynq UltraScale+ RFSoC family is capable of implementing a complete software-defined radio including direct RF sampling data converters, enabling CPRI™ and gigabit Ethernet-to-RF on a single, highly programmable SoC.
■Three generations of Zynq UltraScale+ RFSoCs integrate up to 16 channels of RF-ADCs and RF-DACs, all with excellent noise spectral density. The RF data converters also include power efficient digital down converters (DDCs) and digital up converters (DUCs) that include programmable interpolation and decimation, NCO, and complex mixer. The DDCs and DUCs can also support dual-band operation. See Ta b l e 1 for key features and sample rates.

Xilinx

ZU21DRZU25DRZU27DRZU28DRZU29DRZU39DRZU42DRZU43DRZU46DRZU47DRZU48DRZU49DRZU65DRZU67DRXCZU21DRXCZU25DRXCZU27DRXCZU28DRXCZU29DRXCZU39DRXCZU42DRXCZU43DRXCZU46DRXCZU47DRXCZU48DRXCZU49DRXCZU65DRXCZU67DRXCZU25DR-1FFVE1156E

More

Part#

Zynq UltraScale+ RFSoC

More

More

Datasheet

More

More

Please see the document for details

More

More

FFVD1156;FFVE1156;FSVE1156;FFVG1517;FSVG1517;FFVF1760;FSVF1760;FFVH1760;FSVH1760

English Chinese Chinese and English Japanese

January 7, 2022

v1.13

DS889

901 KB

- The full preview is over. If you want to read the whole 37 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: