MPC184 Descriptor Programmer's Guide-PCI View
The MPC184 has bus mastering capability on either 32-bit PCI or the PowerQUICC 8xx bus to off-load data movement and encryption operations from a host processor. As the system controller, the host processor maintains a record of current secure sessions and the corresponding keys and contexts of those sessions. Once the host has determined a security operation is required, it can either directly write keys, context, and data to the MPC184 (MPC184 in target mode), or the host can create a 'data packet descriptor' to guide the MPC184 through the security operation, with the MPC184 acting as a bus master. The descriptor can be created in main memory, any memory local to the MPC184, including 8 Kbytes of on-chip gpRAM, or written directly to the data packet descriptor buffer in the MPC184 crypto-channel.
|
|
Application note & Design Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
10/2006 |
|
Rev. 1 |
|
AN2492 |
|
755 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.