Designing PCI 2.1-Compliant MPC106 Systems
The MPC106 has a single clock input (SYSCLK) that is used to clock the PCI interface.The PCI interface of the system must run in phase with this input. The PCI 2.1 specification allows the system designer to have flexibility of PCB layout so that all components on the PCI bus must have their PCI clocks routed within 2.0 ns of each other.This point, combined with the PCI 2.1 specification shown in Figure 1, which states that 0 ns input hold time is required, results in systems where the output hold requirement is 2.0 ns.
MPC603e 、 MPC740 、 MPC750 、 MPC745 、 MPC755 、 MPC7400 、 MPC7410 、 MPC106 |
|
|
|
Application note & Design Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
6/2003 |
|
Rev. 0.1 |
|
AN1727/D |
|
360 KB |
- +1 Like
- Add to Favorites
Recommend
- Nxp Licenses Advanced TMR Sensor Technology From Crocus Technology
- Keysight, NXP Collaborate to Advance Development of 5G Fixed Wireless Access (FWA) Solutions Enables technology providers to verify CPE
- Ultra-Low IQ PMIC from ROHM Selected to Power NXP iMX8M Nano for High Performance Embedded Artists Industrial Control Board
- AEC-Q100 Qualified Clock Generator Adopted on NXP S32G Automotive Network Processor Reference Design
- Unleashing the Potential of i.MX 8M Mini in Industrial and Medical Applications
- C-V2X Certification – Necessary or Just Nice to Have?
- Runic Technology Participates in the 2021 ASPENCORE Double Summit
- Premo Launches PLC-LW-Series Transformer Family for Power Line Communication
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.