MPC107 Design Guide
●Integrated memory data bus registers
●Integrated on-the-fly ECC correction
●Two additional ROM/Flash chip selects (RCS2, RCS3)
●Fewer restrictions on RCS1 accesses
●Integrated 5-port PCI arbiter
●Integrated 5- or 16- port interrupt controller
●Full PCI peripheral/target mode support, including IDSEL and INTA
●I²C controller
The MPC107 also includes many other features, such as:
●DMA controller
●Programmable timers
●Watchpoint registers (debug registers)
●I₂O controller
|
|
Application note & Design Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
8/2000 |
|
Rev. 0.8 |
|
AN1849/D |
|
806 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.