MPC107 Design Guide
●Integrated memory data bus registers
●Integrated on-the-fly ECC correction
●Two additional ROM/Flash chip selects (RCS2, RCS3)
●Fewer restrictions on RCS1 accesses
●Integrated 5-port PCI arbiter
●Integrated 5- or 16- port interrupt controller
●Full PCI peripheral/target mode support, including IDSEL and INTA
●I²C controller
The MPC107 also includes many other features, such as:
●DMA controller
●Programmable timers
●Watchpoint registers (debug registers)
●I₂O controller
|
|
Application note & Design Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
8/2000 |
|
Rev. 0.8 |
|
AN1849/D |
|
806 KB |
- +1 Like
- Add to Favorites
Recommend
- Nxp Licenses Advanced TMR Sensor Technology From Crocus Technology
- Keysight, NXP Collaborate to Advance Development of 5G Fixed Wireless Access (FWA) Solutions Enables technology providers to verify CPE
- Ultra-Low IQ PMIC from ROHM Selected to Power NXP iMX8M Nano for High Performance Embedded Artists Industrial Control Board
- AEC-Q100 Qualified Clock Generator Adopted on NXP S32G Automotive Network Processor Reference Design
- Unleashing the Potential of i.MX 8M Mini in Industrial and Medical Applications
- TT Electronics Adds Extra-High-Power Chip Resistors to Its WHPC Series Lineup, Enabling Improved Power Density Designs
- New Silicon Carbide Schottky Rectifiers in Bare Die Available in 650V and 1200V | Central Semiconductor
- C-V2X Certification – Necessary or Just Nice to Have?
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.