16-bit registered driver with inverted register enable and 30 W termination resistors (3-state)

2022-07-14

●General description
■The 74ALVC162334A is a 16-bit universal bus driver. Data flow is controlled by active LOW output enable (OE), active LOW latch enable (LE), and clock input (CP).
■WhenLE is LOW, the A to Y data flow is transparent. WhenLE is HIGH and CP is held at LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP, the A data is stored in the latch/flip-flop.
■The 74ALVC162334A is designed with 30Ω series resistors in both HIGH or LOW output stages.
■When OE is LOW, the outputs are active. WhenOE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the latch/flip-flop.
■To ensure the high-impedance state during power-up or power-down,OE should be tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
●Features
■Wide supply voltage range of 1.2 V to 3.6 V
■Complies with JEDEC standard 8-1A
■CMOS low power consumption
■Direct interface with TTL levels
■Current drive: ±24 mA at 3.0 V
■MULTIBYTE flow-through standard pinout architecture
■Low inductance multiple Vcc and GND pins for minimum noise and ground bounce
■Output drive capability 50 transmission lines at 85 ºC
■Integrated 30 Ω termination resistors
■Input diodes to accommodate strong drivers

Nexperia

74ALVC162334A

More

Part#

16-bit registered driver

More

More

Datasheet

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

13 December 2006

Rev. 03

907 KB

- The full preview is over. If you want to read the whole 19 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: