TOE10G-IP with CPU reference design
■ TCP/IP is the core protocol of the Internet Protocol Suite for networking application. TCP/IP model has four layers, i.e., Application Layer, Transport Layer, InternetLayer, and Network Access Layer. As shown in Figure 1-1, five layers are displayed for simply matching with the hardware implementation on FPGA. Network Access Layer is split into Link layer and Physical layer.
■ TOE10G-IP implements Transport and Internet layer of TCP/IP Protocol for building Ethernet packet from the user data which is TCP data to EMAC. If TCP data size is larger than a packet size, TOE100G-IP splits the data from the user to smaller size to fit in one packet. Then, the data is appended by TCP/IP header. On the other hand, the received Ethernet packet from EMAC is extract ed by TOE10G-IP. The header of the packet is verified. If the header is valid, TCP data is forwarded to the user logic. Otherwise, the packet is rejected.
■ The lower layer protocols are implemented by EMAC-IP and PCS/PMA-IP. PCS/PMA-IP is provided by Intel FPGA while EMAC-IP can be implemented by DG EMAC-IP or Intel FPGA EMAC-IP.
■ The reference design provides the evaluation system which includes simple user logic to transfer data with TOE10G-IP . TOE10G-IP is designed to transfer data with PC or another TOE10G-IP run on another FPGA board. To run with PC, the test application is called on PC to send and verify TCP data via Ethernet connection at very high speed rate. Two test applications are specially designed , “tcpdatatest” for running half-duplex test (send or receive data test) and “tcp_client_txrx_40G” for running full-duplex test (send and receive data at the same time).
■ To allow the user controlling the test parameters and the operation of TOE10G-IP demo via JTAG UART , the CPU system is included. It is easy for the user to set the test parameters and monitor the current status on JTAG UART console. The firmware on CPU is built by using bare-metal OS. More details of the demo are described as follows.
|
|
|
|
|
|
|
Application note & Design Guide |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
23-Sep-21 |
|
|
Rev 1.5 |
|
|
|
|
|
1.2 MB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
