74LVC1G125;Bus buffer/line driver; 3-state Product data sheet
The 74LVC1G125 is a single buffer/line driver with 3-state output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging back flow current through the device when it is powered down.
●Features and benefits:
■Wide supply voltage range from 1.65 V to 5.5 V
■Overvoltage tolerant inputs to 5.5 V
■High noise immunity
■CMOS low power consumption
■IOFF circuitry provides partial Power-down mode operation
■±24 mA output drive (VCC = 3.0 V)
■Latch-up performance exceeds 250 mA
■Direct interface with TTL levels
■Complies with JEDEC standards:
▲JESD8-7 (1.65 V to 1.95 V)
▲JESD8-5 (2.3 V to 2.7 V)
▲JESD8C (2.7 V to 3.6 V)
▲JESD36 (4.5 V to 5.5 V)
■ESD protection:
■HBM JESD22-A114F exceeds 2000 V
■MM JESD22-A115-A exceeds 200 V
■Multiple package options
■Specified from -40 °C to +85 °C and -40 °C to +125 °C
74LVC1G125 、 74LVC1G125GW 、 74LVC1G125GV 、 74LVC1G125GM 、 74LVC1G125GN 、 74LVC1G125GS 、 74LVC1G125GX |
|
|
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
TSS0P5;SC-74A;X2SON5;SOT353-1;SOT753;SOT886;SOT1115;SOT1202;SOT1226-3 |
|
English Chinese Chinese and English Japanese |
|
7 October 2021 |
|
Rev. 14 |
|
74LVC1G125 v.14 |
|
272 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.