SmartFusion2, IGLOO2, RTG4 SmartDebug Software v12.3 and later User Guide

PublishTime：2021-11-25

Design debug is a critical phase of FPGA design flow. Microsemi's SmartDebug tool complements design simulation by allowing verification and troubleshooting at the hardware level. SmartDebug provides access to non-volatile memory (eNVM), SRAM, SERDES, and probe capabilities. Microsemi SmartFusion2 System-on-chip (SoC) field programmable gate array (FPGA), IGLOO2 FPGA, and RTG4 FPGA devices have built-in probe logic that greatly enhance the ability to debug logic elements within the device. SmartDebug accesses the built-in probe points through the Active Probe and Live Probe features, which enables designers to check the state of inputs and outputs in real-time without re-layout of the design.

Brand of Product：	MICROSEMI
Part#：
Product Category：	More
Application：	More
Data Type：	User's Guide More
Safety & Environment Standards：	More
Operating Temperature：	Please see the document for details
Qualification Grade：	More
Qualification Approval：	More
Package：
Language：	English Chinese Chinese and English Japanese
Date of Creation：	7.20
Version Number：
Data Encoding：	UG0638
Data Size：	4.8 MB

Data section preview(2pages)

- The full preview is over. If you want to read the whole 85 page document,please Sign in/Register -

Download

+1 Like
Add to Favorites

Recommend

Selection Guide

More>

Technical Resources

More>

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Integrated Circuits