SmartTime Static Timing Analyzer Libero SoC v12.1 and later User Guide

PublishTime：2021-11-25

SmartTime is the Libero SoC gate-level static timing analysis tool. With SmartTime, you can perform complete timing analysis of your design to ensure that you meet all timing constraints and that your design operates at the desired speed with the right amount of margin across all operating conditions.
Note: Creation and Editing of timing constraints are now handled in a separate Timing Constraints Editor. See the Timing Constraints Editor User Guide for help with creating and editing timing constraints.

Brand of Product：	MICROSEMI
Part#：
Product Category：	Static Timing Analyzer More
Application：	More
Data Type：	User's Guide More
Safety & Environment Standards：	More
Operating Temperature：	Please see the document for details
Qualification Grade：	More
Qualification Approval：	More
Package：
Language：	English Chinese Chinese and English Japanese
Date of Creation：	6.20
Version Number：
Data Encoding：	UG0811
Data Size：	5.5 MB

Data section preview(2pages)

- The full preview is over. If you want to read the whole 99 page document,please Sign in/Register -

Download

+1 Like
Add to Favorites

Recommend

Technical Resources

More>

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Integrated Circuits