CoreCORDIC v4.0 Release Notes

PublishTime：2021-11-25

●This document accompanies the production release of CoreCORDIC v4.0 IP core. It describes the features, enhancements, system requirements, supported families, implementations, known issues and workarounds, and resolved issues of previous version.
●Key Features：
■CoreCORDIC has the following key features:
▲Parameterizable RTL generator
▲Functional modes:
◆General vector rotation
◆Conversion from Polar to Rectangular co-ordinates
◆Translation from Rectangular to Polar co-ordinates
◆Sine and Cosine calculation
◆Arctangent (angle) calculation
▲Configurable 8 to 48 bits input and output data bit resolution
▲Automatic or user-controllable precision of internal calculations up to 48 bits
▲Variety of output rounding options:
◆Truncation
◆Convergent rounding (round to nearest even)
◆Symmetric rounding (round to positive or negative infinity)
◆Round up (round to positive infinity)
▲Word-serial architecture for smaller area
▲Parallel architecture for high throughput
▲Configurable number of iterations up to 48
▲Synchronous design using a single clock

Brand of Product：	MICROSEMI
Part#：	CoreCORDIC More Part#
Product Category：	More
Application：	More
Data Type：	Development Environment（Software/Firmware） More
Safety & Environment Standards：	More
Operating Temperature：	Please see the document for details
Qualification Grade：	More
Qualification Approval：	More
Package：
Language：	English Chinese Chinese and English Japanese
Date of Creation：	May 2015
Version Number：
Data Encoding：
Data Size：	90 KB

Data section preview(2pages)

- The full preview is over. If you want to read the whole 6 page document,please Sign in/Register -

Download

+1 Like
Add to Favorites

Recommend

Technical Resources

More>

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Integrated Circuits