Interfacing the QUICC to a MCI 516400 (4 M x4 10/12 column/row) DRAM
●For 16M DRAMs, there is a trade off between ease of addressing versus power consumption. A 11x11 array is easier to address, but the power consumption is higher, approximately 660mW compared to 495mW in the12x10 array. This represents a 25% saving per device. A typical 32-bit array contains eight MCM516400, so using this topology reduces consumption by 1.3W - a considerable saving. This difference in power consumption is due to the internal topology of the memory array. Each access to the 11x11 array requires more internal blocks to be turned on than are required for the 12x10 array, so consumes more power. In many applications power constraints area major concern, therefore the 12 row by10 column topology is becoming more popular.
QUICC 、 DRAM controller 、 DRAM |
|
|
|
Application note & Design Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
2019/02/07 |
|
|
|
AN2029 |
|
194 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.