Two-Dimensional DMA Buffer Examples for the MSC8101

PublishTime：2021-10-26

●The Freescale MSC8101 DSP device includes an efficient direct memory access (DMA) module to transfer data between various sections of the device as well as to external memory or peripherals. The DMA programming is flexible and allows you to configure many types of buffers according to the needs of an application. In the DSP56300 devices, the one-dimensional, two-dimensional, and three-dimensional modes of DMA transfers are available and specified by setting a bit in the DMA control register. The MSC8101 does not have a specific bit to enable two-dimensional transfers, but the flexible programming allows you to create this type of buffer. This application note describes the buffer planning and DMA programming required for a two-dimensional DMA transfer with two buffers. Each buffer is programmed with its size, address, and characteristics. Chaining two separate buffers to each other creates a two-dimensional transfer. This methodology can be applied to two-dimensional transfers for multiple buffers as well
●In this particular application, data from two data channels is received into a single buffer. The data from each channel must be separated by channel before processing by the MSC8101 StarCore™ SC140 core and the Enhanced Filter Coprocessor (EFCOP). A dual-access DMA transfer accomplishes the task. The data transfers from a single buffer to the DMA FIFO and then moves to the two chained buffers. After the first buffer receives the first group of data, the second buffer receives the second group of data. Next, the first buffer receives the third group of data, and the second buffer receives the fourth group. This process continues until the voice data is separated.
●After the SC140 core and EFCOP process the two separate channels of data, this data must be combined in its original format. Two buffers are chained together so that data is transferred from each buffer to the DMA FIFO. After the first and second buffers transfer data to the DMA FIFO, the DMA FIFO receives data from the first buffer and then data from the second buffer. The DMA FIFO transfers the data in this format to a single buffer, and the data transfer process is complete.

Brand of Product：	NXP
Part#：	MSC8101 、 DSP56300 More Part#
Product Category：	Two-Dimensional DMA Buffer More
Application：	More
Data Type：	Application note & Design Guide More
Safety & Environment Standards：	More
Operating Temperature：	Please see the document for details
Qualification Grade：	More
Qualification Approval：	More
Package：
Language：	English Chinese Chinese and English Japanese
Date of Creation：	11/2004
Version Number：	Rev. 1
Data Encoding：	AN2281
Data Size：	231 KB

Data section preview(2pages)

- The full preview is over. If you want to read the whole 12 page document,please Sign in/Register -

Download

+1 Like
Add to Favorites

Recommend

Technical Resources

More>

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Integrated Circuits