PI6C59xxxxxx High-Performance Clock Buffers for Networking Applications
●The devices use a reference clock input to generate multiple copies of the same frequency outputs, which makes the devices cost effective when designs require multiple copies of a frequency and maintain a synchronous clock throughout.
●These fan-out buffers also have very-low additive jitter of ~10fs, which provides ample margin for the latest high-speed designs with a total jitter budget of 150fs or below.
●This family is suitable for PAM4 Ethernet switches, routers, and datacenter applications. The devices can also be used in industrial and embedded applications that support high port counts.
●The Diodes Advantage
■1.5GHz to 6GHz Frequency Support with Multiple Outputs and
◆Ultra-Low Additive Jitter
▲Multiple Output Combination
◆2, 4, 6, 12, and 16 outputs for design optimization
▲Ultra-Low Additive Jitter of <0.01ps
◆Provides margin for high-performance clocking requirements
▲All Output Combinations Available (LVPECL, LVDS, CML)
◆Fits design’s chipset input clock requirements
▲2.5V or 3.3V Power Supply
◆Supports common power rails
▲Compact QFN Packages
◆Optimized for board savings
PI6C59xxxxxx 、 PI6C5946002 、 PI6C5916004 、 PI6C5913004 、 PI6C5913004-01 、 PI6C5922504 、 PI6C5946004 、 PI6C59S6005 、 PI6C5912006 、 PI6C5912012 、 PI6C5921512 、 PI6C5912016 、 PI6C5921516 、 PI6C5912016-01 |
|
[ Networking Applications ][ Switches ][ Routers ][ Datacenter ][ Industrial ][ Embedded Infrastructure ] |
|
Supplier and Product Introduction |
|
|
|
Please see the document for details |
|
|
|
|
|
16 TQFN;24 TQFN;32 TQFN;40 TQFN;48 TQFN |
|
English Chinese Chinese and English Japanese |
|
June 2019 |
|
Issue Number │001 |
|
|
|
426 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.