DDR3 and LPDDR3 Measurement and Analysis 6 Series MSO Opt. 6-DBDDR3 Application Datasheet
●Key features
■Comprehensive DDR3 and LPDDR3 test coverage, supporting multiple memory standards.
■Intuitive user interface and test flow for easy DDR electrical validation.
■Automated read and write burst detection enables measurements over long record lengths.
■Measurements configure automatically for the selected memory specification and speed grade.
■Use the programmatic interface to automate memory tests and transfer measurement results for reports or further analysis.
■Automated report generation saves measurements, test results, and plots in html or pdf file format.
■Quickly add, configure, and remove DDR measurements using the 6 Series MSO’s pinch/swipe/zoom touch interface.
■Supports a wide range of interposers for different memory standards,along with best-in-class probes, to meet signal integrity requirements.
DDR3 、 LPDDR3 、 6-DBDDR3 、 SUP6-DBDDR3 、 SUP6-DBDDR3-FL |
|
|
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
19 Oct 2018 |
|
|
|
55W-61470-0 |
|
2.9 MB |
- +1 Like
- Add to Favorites
Recommend
- Alliance Memory 512Mb (x8 and x16) DDR3 and DDR3L SDRAMs in the 78-ball and 96-ball FBGA Packages
- Alliance Memory Introduced Die Version for 2Gb and 4Gb DDR3 and DDR3L SDRAMs Providing New Memory Chip Source in Face of Market Shortages
- Alliance Memory Expanded Lineup of DDR3 and DDR3L SDRAMs With 512Mb x8 and x16 Devices in 78-Ball and 96-Ball FBGA Packages
- FORESEE FBGA-78 Packaged DDR3L, Holding Fast to High Industry Standards and Improving Data Transmission Efficiency with Lower Power Consumption
- Alliance Memory Launched High-Speed CMOS DDR3 SDRAMs With 1Gb, 2Gb, and 4Gb Densities in 78-Ball and 96-Ball FBGA Packages
- Alliance Memory Launched Monolithic High-Speed, Low-Voltage 1G x 8 CMOS DDR3L SDRAM in 78-Ball FBGA Package
- Alliance Memory 16Gb Mobile LPDDR3 SDRAM Offers Low Power Consumption to Optimize Battery Life in Mobile Devices
- SMART’s DDR3 Modules Have Quadrank Architecture for Enabling Cost Effective High Densities
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.