i.MX 8X Using L1 Cache for Cortex-M4 Core
●The i.MX 8X series takes advantage of the Arm® Cortex®-M4 core with a 16K/16K L1 I/D-Cache. This delivers extremely high performance, regardless of whether the code is executed from the on-chip RAM, external flash, or external memory.
●This document introduces the basic technology of the cache system that includes the L1 cache, memory types, attributes, and MPU (Memory Protection Unit) for the Cortex-M4 core embedded into the i.MX 8X series processors. It guides you on how to use the cache to develop applications running correctly and with high performance. It does not describe the details of the cache system. For more detailed information, see the Arm Cortex-M4 processor user's guide.
●The software used for the example in this documentation is based on the i.MX 8QXP SDK release with the Arm CMSIS implementation. The development environment is the IAR Embedded Workbench 8.40 IDE. The hardware used to verify the example is the MIMX8QXP-MEK board.
Overview:
This chapter describes the i.MX 8X Cortex-M4 system architecture with cache-related parts. It describes the L1 cache behavior, Arm Cortex-M4 defined memory types/attributes, and the MPU (Memory Protection Unit) system. This provides an overview of the i.MX 8X Cortex-M4 core cache system and how it affects the application use cases.
|
|
Application note & Design Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
1 June 2021 |
|
Rev. 0 |
|
AN13285 |
|
280 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.