IDT PCI Express® Gen2 System Interconnect Switch Hardware Design Guide Application Note

2022-04-08

●Introduction:
■This document provides system design guidelines for IDT’s PCI Express® 2.0 base specification compliant System Interconnect switch device family. Information provided in this document is applicable to the following devices: 89HPES64H16[A]G2, 89HPES48H12[A]G2, 89HPES34H16G2, 89HPES22H16G2,and 89HPES32H8G2. In this document, the PES64H16G2 is used as the primary reference. The letters“G2” within the device names indicate that these devices are capable of GEN2 (5.0 GT/S) serial data speeds. The PES64H16G2 device offers 64 PCIe lanes divided into 16 ports of 4 lanes each. The PES48H12G2 device offers 48 PCIe lanes divided into 12 ports of 4 lanes each, and so on.
■This document also describes the following device interfaces and provides relevant board design recommendations:
▲PCI Express Interface
▲Reference Clock (REFCLK) Circuitry
▲Reset (Fundamental Reset) Schemes
▲SMBus Interfaces
▲GPIO and JTAG pins
▲Power and Decoupling Scheme

IDT

89HPES64H16G289HPES48H12G289HPES34H16G289HPES22H16G289HPES32H8G289HPES64H16AG289HPES48H12AG2PES64H16G2PES48H12G2ICS9DB803PES32H8G2PCA9555PCA9535PCA9539MAX7311IOEXPADDR0IOE12ADDRIOE0ADDRIOE2ADDRIOEXPADDR3PES22H16G2PES34H16G2PES48H12AG2PES64H16AG2

More

Part#

PCI Express® Gen2 System Interconnect Switch

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

August 14, 2009

AN-721

763 KB

- The full preview is over. If you want to read the whole 17 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: