MR48V256C 32,768-Word×8-Bit FeRAM (Ferroelectric Random Access Memory)
in the ferroelectric process and silicon-gate CMOS technology. Unlike SRAMs, this device, whose cells are
nonvolatile, eliminates battery backup required to hold data. This device has no mechanisms of erasing and
programming memory cells and blocks, such as those used for various EEPROMs. Therefore, the write cycle
time can be equal to the read cycle time and the power consumption during a write can be reduced significantly.
The MR48V256C can be used in various applications, because the device is guaranteed for the write/read
tolerance of 1013 cycles per bit and the rewrite count can be extended significantly.
32,768-Word x 8-Bit FeRAM (Ferroelectric Random Access Memory) |
|
|
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
TSOP;TSOP28-08134-0.55-ZK6;TSOP128-08134-0.55-ZK6 |
|
English Chinese Chinese and English Japanese |
|
Nov.15,2018 |
|
|
|
FEDR48V256C-04 |
|
747 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.